

5. The computer as claimed in claim 1,  
wherein said data holding part holds an instruction  
address of an instruction which causes said  
interrupt.

5

10 6. The computer as claimed in claim 1,  
wherein said data holding part holds data which  
indicates a factor of said interrupt.

15

7. The computer as claimed in claim 1,  
wherein said data holding part holds an effective  
address of a load instruction or a store instruction  
when said interrupt occurs while said load  
20 instruction or said store instruction is executed.

TO/280-36488560

25 8. The computer as claimed in claim 1,  
wherein said data is used for recovery from said  
interrupt.

30

35 9. A control method of a computer which  
processes an interrupt when an instruction in a  
program is executed, said method comprising the step  
of:

holding data at a time when said interrupt  
starts to occur.

5 10. The control method as claimed in claim  
9, wherein said data is held in a plurality of  
registers and said data is used for recovery from a  
plurality of interrupts.

10

11. The control method as claimed in claim  
10, wherein flags are used in which each of which  
15 flags indicates whether said data is held in said  
register.

20

12. The control method as claimed in claim  
9, said control method comprising the step of:  
holding said data to be stored in a data  
storing part in said computer at a time when said  
interrupt occurs while a store instruction is  
executed, said store instruction requesting that  
said data is stored in said data storing part.

30

13. The control method as claimed in claim  
9, said control method comprising the step of:  
holding an instruction address of an  
35 instruction which causes said interrupt.

14. The control method as claimed in claim  
9, said control method comprising the step of:  
5 holding data which indicates a factor of  
said interrupt.

10

15. The control method as claimed in claim  
9, said control method comprising the step of:  
holding an effective address of a load  
instruction or a store instruction when said  
15 interrupt occurs while said load instruction or said  
store instruction is executed.

20

16. The control method as claimed in claim  
9, wherein said data is used for recovery from said  
interrupt.

25

30

35

090636484782732720